This paper presents an innovaiive algoriihm for the auiomaiic generaiion of March Tests. The proposed approach is able io generate an opiimal March Test for f n unconstrained sei of memory faults in very low computation rime. Moreover, we propose a new compleie taxonomy for memory read faults, a class of faults never carefully addressed in the past.
Introduction
Memory devices play a crucial role in terms of availability and serviceability of electronic systems. They can appear in a variety of sizes, technologies (SRAMs, DRAMS, RamBus, etc.), and packaging (IP cores, chips, dedicated boards). The increasing scale of integration and the reduction of circuits' size and power supply levels make memories one of the most sensitive devices to permanent and transient faults caused by production process variations, environmental stresses, and interferences. This situation is mainly due to the reduced circuits sizes that require less energy to be damaged or change their state. The test of memory devices is therefore necessary to ensure the correct behavior of these components both at the end of production and during the product life cycle.
Among the algorithms proposed in the past to test random access memories (RAM), March Tests have proven to be faster, simpler, regularly structured, and linear in complexity [ 11.
March Tests are able to cover a wide range of memory faults such as Stuck-at-Faults (SAF) Despite this rich literature, the problem of detecting memory read faults, i.e., faults caused by a read operation on a memory cell, has never been analyzed in detail.
This paper presents a new methodology to automatically generate March Tests able to detect all known memory faults including read faults. Moreover, a new complete taxonomy for read faults is presented.
The paper is structured as follows: Section 2 summarizes the state of the art. Section 3 presents the model used to represent the good and fault memory behavior, whereas Section 4 details all the steps of the automatic March Test generation process. Section 6 presents experimental results reporting a set of new March Tests able to cover read faults. Section 7 summarizes the main contributions and future developments of this research.
State of the Art
In this section we focus on the detection of memory read faults only, since the problem has not been clearly addressed in the past.
A read fault is caused by a read operation performed on a memory cell. With the increasing scale of integration and the reduction of circuits' size and power supply levels, the importance of these kinds of faults is becoming more and more relevant. In [2] [31, [41, and [51, only few papers deal with read faults. In [6] the authors mainly target the diagnosis of memory faults and use a fault description that allows modeling all possible single cell and two cells faults that occurs in memory arrays. This approach uses exhaustive search to find the best march test and thus it is very time expensive.
Memory Model
The problem of the automatic generation of March Tests needs the definition of a formal model able to represent the behavior of both the good and the faulty memory. This section presents a formal model to describe classical memory faults.
As proposed in [7] and [8], a n one-bit cells memory can be represented using a deterministic Mealy Automata Figure I , conventionally named MO from now on. In MO, the letters i and j are used to identify the first and the second cell, respectively. The use of an FSM for modeling the memory behavior allows easily describing a faulty RAM. A faulty memory can be modeled using an FSM differing from MO in the output and/or the transition function. The set of states used to represent a faulty memory is a subset of the whole set Q since only the cells involved in the fault should be represented.
This consideration makes possible to use the proposed model also for very large memories. The given representation is general enough to be used to model all known faults, including memory read faults. In the remainder of this section we propose a new classification of memory read faults using the above described behavioral memory model.
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Figure I : MO FSM representing a fault free RAM
The parameters used to define a class of read fault can Target Cell: is the cell were the fault effect can be observed. It can be the cell on which the read operation is performed (Single-cell Read Fault), or a different cell (Read Coupling Fault);
Excitation Value: is the value of the read cell able to excite the fault. The fault can appear if the read cell value is equal to 0, to 1 or in both cases (Any); Fault effect: is the effect caused by the fault on the faulty cell. The cell can be inverted, forced to 0, forced to 1 or not changed; Read Value: is the value returned by the read operation. It can be 0, 1, the correct value (when the fault effect is inside another cell), the value of the cell before the fault effect (deceptive), or the value of the cell after the fault effect. Combining these four independent parameters, it is possible to define the complete classification of the read fault classes shown in Table 1 
March Test Generation Algorithm
This section explains the algorithm used to automatically generate a March Test starting from the memory model proposed in Section 3. The algorithm, starting from an unconstrained list of target BFEs, generates a nonredundant March Test able to cover all of them.
The first phase analyzes the BFE list and, in particular, the set of TPs needed to cover each one of them. The analysis produces a strongly connected weighted graph named Test Pattern Graph (TPG) where each TPG node is associated with a TP. The weight of each edge represents the number of memory operations needed to reach the initialization state of the target node (ST) starting from the observation state of the source node (Ss), i.e., it represents the Hamming distance between the initialization state and the observation state. Figure 4 shows the TPG generated starting from the BFEs of Figure 3 . Since the space of all the possible GTSs is not manageable for very long fault lists, the algorithm exploits some heuristics to find the GTS able to generate a nonredundant March Test. In particular, the GTSs corresponding to minimum weight graph visits are selected; they are able to test the target faults with the minimum number of memory operations. The use of GTSs with minimum number of operation seems a good choice since there is a tight correlation between the GTS length and the March test complexity.
Using this heuristic, the generation of minimum length . .
-
GTS Read-Faults Adjustment
This preliminary step is useful to mark the read operations that excite a read fault. This operation is not needed in case of a memory read fault-free model because there are not read operations able to excite a fault. The proposed algorithm reduces the complexity of the final march test exploiting this feature. In fact, this step is needed to avoid deleting excitation read during the minimization step (see Section 4.3) where sequences of consecutive read performed on the same cell are reduced to a single operation. In case of read operations able to excite a fault, this minimization must not be performed (i.e., if the first read operation inverts the content of the cell but the read value is correct, it is not possible to remove the second read operation).
The actual GTS is modified to reflect this constraint. Each read-excite operation followed by another read operation of a different value is marked with the [ ] E operator. This operator will be taken into account during the following steps. By applying this step on the GTS proposed in Section 4 we obtain the following result: w{,r~,r,',wr, r, ,,r, , r, ,,r1 ,wo.ro ,r, 
GTS Reordering
The reordering phase reorders the GTS memory instructions taking into account the constraints needed to obtain a March Test [I]. In this phase each modification is defined by a Pattern and by a Rewrite Rule (see Table 3 ). The pattern is a regular expression that identifies all the strings on which the rewrite rule must be applied. The reordering process stops when all the GTS symbols are modified into terminal ones. Appling the reordering rules on the GTSE we obtain the following reordered sequence:
GTS minimization
The minimization phase deletes redundant subsequences to consider the minimum set of needed operations only. The rewrite rules applied in this phase consider the GTS starting from left to right (see Table 4 ). This phase is repeated until no further minimization can be applied. In this context the $ symbol is used to denote the end of the GTS and the color of the symbols (see Section 4) does not affect the application of the rules. Applying the generation rules on the GTSM (see Section 4.3) we obtain the following 7n non-redundant March
Experimental Results
This section reports experimental results in generating March Tests using the proposed approach, considering sets of both well known faults and read faults never used in previous researches on memory testing. The algorithm has been implemented in about 5000 lines of C code. The ATSP has been solved using a Fortran code able to give an exact solution to the problem [12]. The computation time needed to generate the March Tests is not reported since it is negligible (all the experiments last less than 1 second).
All generated March Tests have been verified using an ad hoc memory fault simulator able to validate the correctness of them given the list of target BFE and able to check the non-redundancy of the given test algorithm. Table 5 and 6 show a set of March Test automatically generated starting from different sets of memory fault classes.
The fault simulator has been also used to gather additional information about faults covered by the algorithm but not directly inserted in the BFE list as pointed out in Table 6 . In the table the bigger bullets identify the fault targeted by the generation algorithm, whereas the smeller bullets show the additional faults detected by the obtained March Test.
Conclusion
Memories are among the most critical devices in terms of uvdubilig and serviceubilig of electronic systems.
The number of possible defects that can appear in a memory array increases with the advances in the manufacturing technology. The high scale of integration and the reduction of the power supply levels make memories very sensitive to permanent and rrunsient faults. Many fault models, such as Stuck-at-Faults, Transition Faults, Stuck-Open Faults, Coupling Faults, Address Fault, and Data Retention Faults, have been introduced to cover the wide range of possible defects.
In this paper a general model to represent memory faults is presented. It includes a complete classification of memory read faults, a class of faults never carefully addressed in previous researches. Moreover, the papers presents an automatic March Test generation process able to cover all of them. Experimental results are reported to demonstrate the effectiveness of the approach in generating March Tests in a very low computation time. 
